The is a GPS digital signal processing integrated circuit with Eight Parallel Channels, SPI Port, On–chip A/D Converter, On–chip Real Time Clock, and On–chip UART. This device operates from 5.0 or 3.3 V Power Supply.

The following schematic describes a typical circuit using . This block diagram consists of five major sub system which are, antenna/LNA, RF down-converter, reference oscillator, the RoadRunner ASIC, and microprocessor/memory system.

GPSReceiverCircuitBlockDiagram_thumb



Related Post

Artec Guitar Wiring Diagram Book
Magnetic Regulator (Regulated Lag) HID Ballast Circuit Diagram
Suzuki RGV250 Ignition System Circuit and Wiring Diagram
Samsung Color Television Receiver TV Wiring Diagram KS3A(P) Chassis
Land Rover Series III Alternator Wiring Diagram