The MCS38140PG05C is a GPS digital signal processing integrated circuit with Eight Parallel Channels, SPI Port, On–chip A/D Converter, On–chip Real Time Clock, and On–chip UART. This device operates from 5.0 or 3.3 V Power Supply.

The following schematic describes a typical circuit GPS Receiver Circuit Diagram using MCS38140PG05C. This block diagram consists of five major sub system which are, antenna/LNA, RF down-converter, reference oscillator, the RoadRunner ASIC, and microprocessor/memory system.

GPSReceiverCircuitBlockDiagram_thumb



Related Post

STM TS555 Datasheet for Low Power Timer
Circuit Diagram for Celsius-to-Digital Thermometer using AD590 Temperature Sensor
1999 Hyundai Tiburon Coupe Sound System Schematic and Circuit Diagram
DB25 Pinout | Connector Schematic Diagram
Samsung Omnia SGH-i900 Circuit Diagram