The MCS38140PG05C is a GPS digital signal processing integrated circuit with Eight Parallel Channels, SPI Port, On–chip A/D Converter, On–chip Real Time Clock, and On–chip UART. This device operates from 5.0 or 3.3 V Power Supply.

The following schematic describes a typical circuit GPS Receiver Circuit Diagram using MCS38140PG05C. This block diagram consists of five major sub system which are, antenna/LNA, RF down-converter, reference oscillator, the RoadRunner ASIC, and microprocessor/memory system.

GPSReceiverCircuitBlockDiagram_thumb



Related Post

1997 Aprilia Pegaso 650 Electrical Wiring
Peugeot 106 Wiring Diagram Electrical System Circuit
Pontiac Trans Sport Wiring Diagram and Electrical System Schematic
Mercury Mountaineer Wiring Diagram – Turn | Stop | Hazard Lamps Circuit
Mazda CX7 Multi Information Display MID Wiring Diagram