The is a GPS digital signal processing integrated circuit with Eight Parallel Channels, SPI Port, On–chip A/D Converter, On–chip Real Time Clock, and On–chip UART. This device operates from 5.0 or 3.3 V Power Supply.

The following schematic describes a typical circuit Diagram using . This block diagram consists of five major sub system which are, antenna/LNA, RF down-converter, reference oscillator, the RoadRunner ASIC, and microprocessor/memory system.

GPSReceiverCircuitBlockDiagram_thumb



Related Post

2002 Yamaha Bulldog BT1100 Starting Circuit and Wiring Diagram
Sony Blu-ray BDV-T10/T11 Speaker and TV Cable Connection Schematic Diagram
Land Rover Defender RHD Windows Wiring Diagram
Vespa GT200 Ignition System Electrical Diagram
Automatic Play On Power-up Circuit Diagram for iPod 3 and 4