The is a GPS digital signal processing integrated circuit with Eight Parallel Channels, SPI Port, On–chip A/D Converter, On–chip Real Time Clock, and On–chip UART. This device operates from 5.0 or 3.3 V Power Supply.

The following schematic describes a typical circuit using . This block diagram consists of five major sub system which are, antenna/LNA, RF down-converter, reference oscillator, the RoadRunner ASIC, and microprocessor/memory system.

GPSReceiverCircuitBlockDiagram_thumb



Related Post

Range Rover Wiring Diagram and Electrical Circuit Schematic
Sony Trinitron KV-27FS120 to VCR Cable Connection Diagram
DB-9 Connector Pinout Null Modem Wiring Diagram
3.5mm Headphone Jack Schematic Diagram and Pinout Assignment
Aprilia RS125 Rave Valve Circuit Diagram