The MCS38140PG05C is a GPS digital signal processing integrated circuit with Eight Parallel Channels, SPI Port, On–chip A/D Converter, On–chip Real Time Clock, and On–chip UART. This device operates from 5.0 or 3.3 V Power Supply.

The following schematic describes a typical circuit GPS Receiver Circuit Diagram using MCS38140PG05C. This block diagram consists of five major sub system which are, antenna/LNA, RF down-converter, reference oscillator, the RoadRunner ASIC, and microprocessor/memory system.


Related Post

Circuit Diagram for 250 W HID Metal Halide Electronic Ballast
80 to 135 MHz AM/FM VHF Receiver Circuit Board Design
Nokia N900 Parts Schematic Diagram
Daewoo Korando Power Distribution Wiring and Circuit Diagram
2004 Chrysler Pasifica Liftgate Release Circuit and Wiring Diagram