The MCS38140PG05C is a GPS digital signal processing integrated circuit with Eight Parallel Channels, SPI Port, On–chip A/D Converter, On–chip Real Time Clock, and On–chip UART. This device operates from 5.0 or 3.3 V Power Supply.

The following schematic describes a typical circuit GPS Receiver Circuit Diagram using MCS38140PG05C. This block diagram consists of five major sub system which are, antenna/LNA, RF down-converter, reference oscillator, the RoadRunner ASIC, and microprocessor/memory system.

GPSReceiverCircuitBlockDiagram_thumb



Related Post

Honda CB350 Wiring Diagram
LM4962 Ceramic Speaker Driver Circuit Diagram Application and Datasheet
RG6 Coaxial Cable to RCA Compression Connector Installation and Schematic Diagram
Samsung Color Television Receiver TV Wiring Diagram KS3A(P) Chassis
Wiring Multi-Room Video Distribution Using 1x6 Passive Video Splitter